Issues on efficient network-on-chip design

Abstract This thesis reviews central design aspects and major building blocks of efficient network architectures which can be found in many multicomputers and upcoming Network-on-Chip architectures. A major contribution states the construction of application-specific for the optimization of both performance and implementation cost.