Reliable and flexible multi-standard trellis decoding architectures

Abstract This thesis will introduce programmable architectures with a restricted functionality tailored to a dedicated class of algorithms in order to reach the required flexibility for supporting all the legacy, current, and also upcoming wireless communications standards. An Application-Specific Instruction-Set Processor will be presented which became part of a commercially available baseband signal processing chip.